FPGA/ASIC Design Engineer

Job Description:

DPP is seeking an FPGA/ASIC Design Engineer for an opportunity with our client in the civic aerospace/automotive industry in Indianapolis, Indiana.

Location: Hybrid; 3 days onsite required (T, W, F) as needed.
Travel: 25 between sites (Indianapolis and West Lafayette)
Duration: 6 months, with possible extension
Employment type: Contract; W2 position
Work authorization: USC

Position description:

In this technical role, you will design, verify, integrate, and test FPGA/ASIC solutions, which will be integrated in current and future Rolls-Royce engine control system products. You will be responsible for developing FPGA/ASIC architectures, coding, running simulations, synthesis, creating test benches, and preparing documentation to be reviewed by certification authorities.
This is an exciting opportunity to work closely with world class hardware and software engineers during planning, generating requirements, developing FPGA/ASIC architectures, designing, and testing custom FPGA/ASIC implementations, and system integration phases.

Key responsibilities:

Participate in all phases of project, to produce detailed design documentation, verification plans and reports.
The design and development of all custom digital devices (ASIC or FPGA), to support RR electronic engine control units.
The verification of complex products that use FPGAs and/or ASICs to DO-254.
Develop RTL utilizing a hardware description language (e.g. VHDL, Verilog, and/or SystemVerilog) and debug the design via simulation tools.
Expertise achieving timing closure on FPGA designs and generating test benches.
Evaluate the process flow including but not limited to high level design, synthesis, place and route, timing constraints and power utilization.

Qualifications:

Bachelor&39;s degree in Electronics Engineering and/or Computer Engineering with 5+ years of experience;
OR, Master’s degree in Electronics Engineering and/or Computer Engineering
OR, PhD or JD
In order to be considered for this role you must be a US Citizen

Required knowledge, skills, and abilities:

Minimum of 5 years of experience in FGPA/ASIC design.
VHDL and Verilog experience.

Preferred knowledge, skills, and abilities:

Validate the FPGA hardware in the lab using test equipment (oscilloscopes, logic analyzers) and debug tools (e.g. ILA, JTAG).
Experience in scripting with languages such as TCL, Python, Shell scripts.
Able to work with Windows and Linux development environment.
Demonstrable experience in version control, such as Git, SVN.
Experience of Actel & Xilinx tool flows to implement complete designs.

Interested? Learn more:
Click the apply button or contact our recruiter Benjamin at Benjamin.Wansleydppit.com to learn more about this position (26-00165).

Work authorization: US Citizen: EOE/AA/V/D

DPP offers a range of compensation and benefits packages to our employees and their eligible dependents. Call today to learn more about working with DPP.

Job Ident #: 26-00165

Company Details

DP Professionals

3741 Landmark Drive
Suite 200
Columbia, South Carolina 29204 USA
www.dppit.com/

DPP® specializes in placing highly qualified information technology professionals in both contingent and direct hire opportunities in private industries such as healthcare, insurance, banking, utilities, energy, manufacturing, federal and state government...

(Job and company information not to be copied, shared, scraped, or otherwise disseminated/distributed without explicit consent of JSfirm, LLC)

Job Info

Location

Indianapolis, Indiana, United States

Type

Permanent

Company Details

DP Professionals

3741 Landmark Drive
Suite 200
Columbia, South Carolina 29204 USA
www.dppit.com/